Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Unable to run C/RTL cosimulation in Vivado HLS

Status
Not open for further replies.

sai_shashi

Junior Member level 3
Joined
Jan 20, 2017
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
240
Hi there,
I have the matrix multiplication example code from xilinx which i am trying to implement on the FPGA. I defined the interfaces and performed c-simulation and synthesis. But to proceed, the C/RTL cosimulation field is inactive. Ho do i resolve this? what is the possible cause?

Thanks in advance hls.PNG
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top