Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] doubt in sdc file ....

Status
Not open for further replies.

dipin

Full Member level 4
Joined
Jul 16, 2014
Messages
223
Helped
14
Reputation
28
Reaction score
14
Trophy points
18
Activity points
1,731
hi,

i am using quartus . i had a design running at 65 Mhz clock . so when i write the sdc file what should be the time period ???
actual calculation its 15.384615...... ns . so what should i do to get exact 65 mhz clock so that timing violations wont come.
how to select the time period for 65 Mhz clock?

thanks and regards
 

15.384 should be good enough.
Or just set it to 15 - this will slightly overconstrain the design, and if it can meet this timing, then it will work with a slower clock.
 
  • Like
Reactions: dipin

    dipin

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top