Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] MIG FIFO Requirement

Status
Not open for further replies.
P

pcmistic

Newbie level 2
Joined
Jun 27, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Hi, I'm quite newbie in Verilog and FPGAs. I'm trying to access the DDR2 SDRAM on my FPGA board (Opal Kelly XEM6310-LX45). I instantiated RAM controller module which i generated with MIG tool in ISE. Now I'm trying to control the interface. I have read UG388 but there is a point that I'm confusing. Does MIG module have Write, Read and Command FIFOs internally, or do I add these FIFOs to MIG externally?
 

I have never used the DDR2 MIG IP core, but as I understand it from Pg16, ug388.pdf, from the block diagram I see that internally it has command (CMD FIFO *) and data FIFOs (32 bit bi-/uni-drectional).
Then I have this excerpt...
FIFOs are used at the User Interface of the command path and datapath to queue up memory requests and to manage the transfer from the user clock domain to the memory controller clock domain.

As I understand it, it means that FIFOs exist just immediately after the user interface ports inside the MIG core.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top