Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Vhdl netlist merging

Status
Not open for further replies.
hanif

hanif

Full Member level 4
Joined
Feb 14, 2007
Messages
203
Helped
44
Reputation
88
Reaction score
30
Trophy points
1,308
Location
Pakistan
Activity points
2,441
Hi,

I got a task of merging netlists of 3 vhdl programs into one netlist using graph merging algorithm named clique. The steps to my understanding will be

1 converting each netlist into graph
2 match graphs of each netlist and apply clique algo to merge similar portions.
3 convert back final graph into a netlist and map on fpga.

I can convert a c program into a directed data flow graph (DFG) on paper but not know how to convert a vhdl netlist into graph and apply merging algo.

I dont know what tools are required for above. Can any one help me in this matter.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top