Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is code coverage ??

Thread starter jay_ec_engg
Start date Apr 13, 2005

Status: Not open for further replies.

Apr 13, 2005

#1

J

jay_ec_engg

Full Member level 3

Can anyone send me any document for code coverage..

Apr 18, 2005

#2

A

adap

Member level 5

Here is a user guide from cadence for code coverage that may help you

Status: Not open for further replies.

Similar threads

S
Cannot identify inferring latches in code
- Started by sims0702
- Apr 12, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
R
[SOLVED] VHDL code "skip" a line in write procedure
- Started by Raeiu
- Jan 19, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
I
Code coverage: how merge results for different instances?
- Started by ireon
- Apr 6, 2022
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top