Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

RE: CTS fanout violations

Status
Not open for further replies.

kenambo

Full Member level 6
Joined
Feb 26, 2012
Messages
393
Helped
52
Reputation
104
Reaction score
48
Trophy points
1,308
Location
India
Activity points
3,859
RE: CTS fanout violations

Hi All,

After performing cts in cadence encounter skew requirement is met but, there are some fanout violations in clock net. How to clear these clock net violations?
Is there any CTS command to do that? If so please explain the procedure ..

Thanks.
 

Re: CTS fanout violations

old CTS engine wasn't very smart. you can try to switch to ccopt, which will work on fixing DRVs if you tell it to do so.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top