charanteja499
Newbie level 1
Hi to all
I'm trying to implement split radix-2 fft using butterfly architecture using VERILOG.Please any one can help me in getting that verilog code.
I'm trying to implement split radix-2 fft using butterfly architecture using VERILOG.Please any one can help me in getting that verilog code.