Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to make sdc constraint in multiple clock in Asynchronous clock?

Status
Not open for further replies.

u24c02

Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,101
Hi I have 2 question.

1. in this case, I have 16Mhz clock system and 2 derived clocks 4, 8Mhz.
What should I do to handle this clocks in SDC exactly?

2. in this case, I have 15Mhz clock system but derived clock are came from the outer source 3M, 7M,
What should I do to handle this clocks in SDC exactly?


Thanks for in advanced.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top