Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[moved] Formal verification, Model Checking

Status
Not open for further replies.
S

SharpWeapon

Member level 5
Joined
Mar 18, 2014
Messages
89
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
705
Hello,

I would like to know the best book for Formal Verification for a complete newbie? Any useful links are also appreciated.

Best,
 

The problem with requesting a best book is it's so subjective.

I would recommend certain practices, like ...
1. Writing out text files that keep a record of the Test Results.
2. Writing control files that direct the model to function in a certain way so you can configure testing conditions.
3. Have models that represent external IC's to the fpga/asic.
4. testbench wrappers for each library top block (where a library is a certain functional block)

Stuff like that
etc.

You can find free info on websites like doulos & people's blogs.
If you can afford it then go on the doulos course.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top