Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to use JTAG pin as I/O in Altera

Status
Not open for further replies.
M

Manpreet1604

Junior Member level 1
Joined
Nov 20, 2015
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,422
Hello,

I am using Altera Quartus II Block Diagram/schematic file for cpld programming can anyone guide me
how to use JTAG (TDI,TMS,TCK & TDO)pins as a I/O pin in our project because I already routed the board by using those pin.
 

That's generally not possible, with the exception of the MAX3000 and MAX7000 family which allows to disable the JTAG pins by the parallel programmer.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top