Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] How to fix Fanout violations after postRoute?

Status
Not open for further replies.
n.suresh60

n.suresh60

Junior Member level 3
Joined
Sep 15, 2013
Messages
25
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Bengaluru
Activity points
1,428
Hi frinds..
after post Route fixing setup/hold still i'm seeing some transition violation and fanout violations how to fix them , what are the violations are real....?

here are the Fanoutviolation info...
----------------------------------------

*info: there are 121 max fanout load violations in the design.
*info: 113 violations are real (remark R).
*info: 8 violations may not be fixable:
*info: 8 violations on clock net (remark C).

here is the info about Tranviolation..
-----------------------------------------
*info: there are 540 max_tran violations in the design.
*info: 540 violations are real (remark R).


any one help me to fix it...
Thanks in advance.....
 

Hi

Try to fix max tran and max cap first then there will be decrease in the max fanout violations.I think max fanout can be ignored.
 

cyrax747 said:
Hi

Try to fix max tran and max cap first then there will be decrease in the max fanout violations.I think max fanout can be ignored.
Click to expand...

Max cap, max tran, max fanout could be the same things in specific scenario I think. But here is "Max fanout violation" issue, and just simply insert buffer to spread the fanouts into a smaller number.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top