Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

viterbi 7.0 decoder not generating output data

Status
Not open for further replies.
H

Harshit29

Newbie level 1
Joined
Nov 5, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
bengaluru
Activity points
6
Hi Friends I am using viterbi decoder 7.0 with punctured data rate of 3/4.

I depunctured data and also generated erase signal according to the IP datasheet but i am not getting output can anyone tell me how to solve it?
 

Harshit29 said:
Hi Friends I am using viterbi decoder 7.0 with punctured data rate of 3/4.

I depunctured data and also generated erase signal according to the IP datasheet but i am not getting output can anyone tell me how to solve it?
Click to expand...

By debugging?

Nobody here can debug it, we don't have your PC with the code and environment you have, besides you don't even mention which vendor's decoder you are using.

Do you have a testbench?
Did you run the simulation?
If there is any HDL code produced by the IP generation did you trace the output back through the simulation?
Do you have a clock?
Did it come out of reset, or is the polarity of the reset correct?

Or is this a case of generate IP, synthesis, place-n-route, download to FPGA, Oh, it doesn't work!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top