Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Implementing a large size SRAM array in deep submicron CMOS technology

Status
Not open for further replies.
E

electronics20

Full Member level 1
Joined
Apr 27, 2011
Messages
99
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,888
Hi to all,
I am gonna design and simulate an SRAM array with size of 16kbit on 16nm PTM CMOS technology. However, this implementation becomes more complex and grueling through defining subcircuit in HSPICE. Now, what simulator can I employ to do this work?

Thanks a lot for helpful and hopeful comments
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top