Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

clock problem in hspice for 3 or 4 steps

Status
Not open for further replies.
A

arashroohavar

Newbie level 1
Joined
Aug 24, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
hello,
11111.PNG

i have a problem in simulate above pic
my problem is in clk because the work finish in 3 or 4 step
how i insert clk and there place in pic and code in hspice for above pic
i need it
thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top