Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Noise Margin Analysis for Dynamic Logic circuits

Status
Not open for further replies.
S

sazjad

Newbie level 6
Joined
Nov 23, 2011
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,291
Location
Dhaka, Bangladesh
Activity points
1,376
Hi,

I am trying do the noise margin analysis of a dynamic CMOS logic circuit (Domino) which is run by a clock signal. Now, what should be the procedure to do that? I am trying to follow something similar to standard method of measuring noise margin for an inverter using VTC curve.

Thank you for your time and co-operation!
 

How much Voltage margin before a false transition? Vol-Vil and Voh-Vih
How much stray current is needed to be pulsed to cause a false transition? ( inductive or capacitive ) for each state
How much power margin? product of above...for each state or margin of noise power required to cause false transition.

Noise can radiated or conducted causing interference and varies in source impedance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top