Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Interfacing FPGA with GSM module

Status
Not open for further replies.
B

Biswajit.dakua1

Newbie level 5
Joined
Jun 22, 2014
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
62
I have to send a message to my mobile phone using FPGA.So I am trying to interface GSM module with FPGA (DE 1) board.But i don't know how to write AT command in verilog code.Can anyone help me?

Thanks in advance
Biswajit
 

An intelligent control of a GSM module requires to receive and decode command responses, did you consider it?

To start bottom-up, design Tx and optionally Rx UARTs, design a state machine that replays predefined strings from a ROM, if necessary inserting variable fields. Optionally design a decoder for responses, e.g. OK, ERROR, >, if required more.

Alternatively, instantiate a small soft processor in the FPGA to do the GSM communication.
 
FvM said:
An intelligent control of a GSM module requires to receive and decode command responses, did you consider it?

To start bottom-up, design Tx and optionally Rx UARTs, design a state machine that replays predefined strings from a ROM, if necessary inserting variable fields. Optionally design a decoder for responses, e.g. OK, ERROR, >, if required more.

Alternatively, instantiate a small soft processor in the FPGA to do the GSM communication.
Click to expand...

I understand your first process. Can u explain me about alternative process .
 

FPGA vendors are supplying different soft processor cores, you also find simple 8-Bit processors at opencores. Some have relative small footprint (low resource consumption). They offer advantages when complex but slow sequential control programs have to be performed by the FPGA. The programs are coded e.g. in C, cross-compiled on your PC and loaded to the FPGA. But the overall project build flow becomes a lot more complex.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top