Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

flash ram interface test bench

Status
Not open for further replies.
K

kranthi_vlsi

Newbie level 5
Joined
Oct 18, 2013
Messages
9
Helped
2
Reputation
4
Reaction score
2
Trophy points
3
Activity points
53
The Flash address output shall be asserted to a valid i/p address for not less than 200 ms before the Flash write enable rising edge and 3 ns after Flash write enable rising edge.[both flash address and write enable are o/p to the flash interface]
how to write this test case in vhdl.
 

I usually find that interfacing my fingers with a keyboard using a good text editor does wonders.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top