Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

IP verilog file in Quartus format , wish change to Xilinx format

Status
Not open for further replies.

lgeorge123

Full Member level 2
Joined
Jun 13, 2004
Messages
130
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
Hong Kong
Activity points
1,403
I have five verilog IP file in Quartus NIOS II format , and wish change them to in Xilinx IP format , the most difficult part is lcd_buffer.v which is involved in Avalon part , As I am not familiar with Xilinx , can someone help me change them to Xilinx format ?





https://www.cnblogs.com/Neddy/archive/2011/04/25/2026774.html
 

I doubt you're going to get any volunteers to help change them for you (unless you're willing to pay them).

So instead how about taking the opportunity to learn some useful bus protocols:
Avalon interface: https://www.altera.com/literature/manual/mnl_avalon_spec.pdf
Xilinx AXI4 (ARM/AMBA) Interface:
https://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf
https://www.arm.com/products/system-ip/amba/amba-open-specifications.php

In fact learning the AXI4 is probably more useful than knowing Avalon (which is Altera only).

When you get stuck with your code modifications post the code you've done (on this forum, no links) and a description of the problem and any testbench you're using and you'll surely get a better response (than one that tells you to go make an effort to enhance your knowledge).


Regards
 
Last edited:
  • Like
Reactions: FvM

    FvM

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top