Reg vlsi physical design

Similar threads

• L

  verilog syntax error near "reg" execting a direction

  • Started by Luchete 1
  • May 7, 2023
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  How to extract input/reg size in Verilog?

  • Started by adamira
  • Mar 15, 2023
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• H

  How to translate design circuit in ADS (Agilent Design system) to MATLAB CODE

  • Started by hanen88
  • Jun 3, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• 

  How save the floating numbers in reg verilog?

  • Started by stackprogramer
  • Jun 25, 2022
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• 

  Error: [127205403]: CMPPF_010: A design must contain at least one net.

  • Started by billdro
  • Jun 20, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design