Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Using unconstained input ports in VHDL 2008

Status
Not open for further replies.
S

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
Using VHDL 2008, I defined port "A" as an uncontrained "unsigned" input to my entity:
Code: 
entity some_entity is
port	
( A : in unsigned ) ;   
end entity some_entity;
In my test bench, I declared signal "B" as follows:
Code: 
signal B: unsigned ( 7 downto 0 ) ;
I connected signal "B" to port "A" and compiled the design.
Parsing check passes without issues. However, when I try to simulate - Modelsim (10.3b) shows an error:
Fatal: (vsim-3347) Port "A" is an unconstrained array.
Click to expand...

i'm baffled. What's the issue?
 
Last edited:

the entity:
Code: 
library ieee ;
use ieee.std_logic_1164.all ;
use ieee.numeric_std.all ;

entity some_entity is
port ( A : in unsigned ) ;
end entity some_entity ;

architecture architecture_some_entity of some_entity is
begin
end architecture architecture_some_entity ;
The test bench:
Code: 
library ieee ;
use ieee.std_logic_1164.all ;
use ieee.numeric_std.all ;

entity tb_some_entity is
end entity tb_some_entity ;

architecture simulation_tb_some_entity of tb_some_entity is

component some_entity is
port ( A : in unsigned ) ;
end component some_entity ;

signal B : unsigned ( 7 downto 0 ) ;

begin

B <= ( others => '1' ) ;

connect : some_entity
port map
( A => B ) ;

end architecture simulation_tb_some_entity ;
 

The error is because you tried to simulate 'some_entity' rather than the testbench 'tb_some_entity'.

Kevin Jennings
 
  • Like
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
What do you mean?
"some_entity" is the entity and it's described in "some_entity.vhd".
This entity is being instantiated as a component and connected in the port map of "tb_some_entity.vhd"
Both files are compiled and added to the simulation as follows:
untitled.JPG
What should I do differently?
How should I rewrite it?
 
Last edited:

You don't have to rewrite any code. When you try to simulate the testbench 'tb_some_entity' there are no errors, Modelsim starts the simulation just fine.

What you actually did is tried to simulate the 'some_entity' component directly using the Modelsim command 'vsim some_entity'. When you do that you get the error that you reported because at elaboration time (i.e. trying to start the simulation), the size of port 'A' is not defined.

If you do want to simulate 'some_entity' standalone without even the testbench for some reason, then you need to define the width of A with a generic like this...

Code: 
entity some_entity is
generic( A_width: natural);
port ( A : in unsigned(A_width-1 downto 0) ) ;
end entity some_entity ;

Then when you go to start a simulation of 'some_entity' by itself, you would specify the value of the generic 'A_width' as part of the vsim command line. One downside to using unconstrained vectors on ports is that you cannot simulate them directly. However, since the usual mode of simulating is to use a testbench, that downside goes away because the testbench connection to the component through the port map will define the entity's unconstrained port.

Kevin Jennings
 
  • Like
Reactions: shaiko

    S

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top