Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SPDIF Transmitter & Receiver Design

Status
Not open for further replies.
T

tony_taoyh

Full Member level 2
Joined
Oct 20, 2004
Messages
131
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,785
spdif transmitter

Hi, all,

Is there anyone who have implement the SPDIF receiver and transmitter?

Can you give me some idea for it?

(1) For the receiver:
Can I use pure digital method to decode it?
So that I do not need to use CDR...

For example, I can use oversampler...

(2) For the transmitter:
Can I use a high freq clock to send out the SPDIF data?
for example, 100Mhz...
The output spdif sample rate is 48K, 96K, and 192K...

I think this method will bring big jitter...
Is it acceptable...

This method can avoid to use PLL to generate the spdif bit clock...

Can we discuss this issue??

Thanks a lot.


Best Regards,
Tony
 

spdif transmitor

Hi. Here is finished SPDIF Receiver/Transmiter IP core:
\**broken link removed**

Best Regards.
 

spdif receiver

i think you must use CDR to decode
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top