Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In SOI a Sio2 layer is developed over Silicon as islands & also epitaxial layer where Nfet, pfets are formed. this will reduce paracitic capactiance and hence improves speed
In SOS a silicon structure is formed above the sapphire substrate (al203) .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.