Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

post synthesis verify circuit’s behavior both in the normal mode and test mode

Status
Not open for further replies.
S

sara sh

Newbie level 1
Joined
Dec 23, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
Hi all,I have inserted Scan chain into the synthesized design and I set the scan related pins (scan_enable, scan_in, scan_out) in my design,now I want to post syntheses this circuit in both test mode and normal mode, but I don't know really any thing a bout how to do it!!! could you help me or introduce some benefit tutorials to understanding how to do it?
thanks all .
 

What do you actually mean by post synthesis? you want to analyze the post systhesis timing in normal(func) mode and test mode?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top