Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Power and Delay calculation in Cadence Schematic Editor

Status
Not open for further replies.
T

the moon is back

Member level 2
Joined
Apr 29, 2012
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,566
Hi everyone,

How to estimate the power consumption and delay of a digital circuit in Cadence Schematic Editor?
Simulator used is Spectre.

Please kindly help me in this.

Thanks
 

There is also a pwr output available if you go to ADE → Outputs and save all power computations. Then it is also easier to find out which •t your sub-blocks are consuming most /least power. You may also want to check out specremdl if you are doing more advanced/automated characterization.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top