Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
well.... a pll is never really pure analog - somewhere in the system you need to compare the phase, which gives a discrete-time voltage. this voltage may be a sine wave, but it is "chopped" in a digital fashion. sum all these chopped chunks of sinewave into a cap, and you creates a voltage proportional to your phase difference between the signal (sine) and master (chopper)
here's a 565 datasheet, it even includes a simple schematic you could build if you like bjt's. this is about as pure analog as you can get - specifically, the phase comparator is a gilbert multiplier rather than an xor or dff implementation. so if you compare a sinewave to a squarewave, you will get a chopped sine output rather than just 1-0. if you compare two sines, you will get complex sine output, etc etc.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
