Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

difference for libraries for different purposes

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
What are the differences among the standard cell libraries that are used for gate level simulation, to support ATPG to ensure fault coverage, power models?
 

gate level model provides functionality and timing annotation.
ATPG model provides fault views.
Power model provides the power comsumption function of the inputs states.
 

rca

Can you please provide corresponding name of the library. For example .lib is name of one type of library?

Regards
 

.lib (liberty file) provides power information.
gate level model is the verilog.
ATPG is dependant of the tool.
 

rca

Can you please name some of the ATPG models? What information does the ATPG model contain?

The .lib is used as the timing model. Is this .lib which is used for timing model also used as power model?

There are verilog description for each cell of the library. Did you talk of these verilog description of the cells as gate level model?

Regards
 

1- fastscan used a .fs_lib, or .atpg file. Tetramax used a .tv very close to verilog language.
2- liberty could indicate the leakage and dynamic powers.
3- yes, the verilog describes the std cell gate level.
 

2- liberty could indicate the leakage and dynamic powers.

Is not this liberty also used for timing model?

1- fastscan used a .fs_lib, or .atpg file. Tetramax used a .tv very close to verilog language.

What does this .fs_lib and .atpg contain?

What is the model file used for Cadence encounter test?
 

liberty at least timing/area/functional, and could have power.
never used Cadence encounter test.
 

liberty at least timing/area/functional, and could have power.

Can you please elaborate what you mean by the above statement? It was not very clear?

What does this .fs_lib and .atpg contain?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top