Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PLL & FPGA design

Status
Not open for further replies.
Z

zarizi

Junior Member level 1
Joined
Nov 6, 2004
Messages
15
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
138
pll fpga

how can we design PLL in FPGA. how to start? what are the considerations that we need? etc.

i hope someone can shed some light on it.
 

fpga pll

How comes it's possible, PLL is analog staff, use digital logic have no way to sense that. There are some PLL already inside the FPGA for clock generating if you could use them.
 

pll in fpga

how abt a ADPLL -- all digital phase locked loop? its kool.. u can design that..

i shall upload a document.. this might help u.. take a look at it..

if its less useful plz post a comment.. i shall delete it :)

with regards
 

    Z

    zarizi

    Points: 2
    Helpful Answer Positive Rating
adpll fpga

i've gone through some books briefly and found that there is a classical digital PLL design, which is not 100% digital, and the that type of PLL can be made possible by combining both analog and digital signals (mixed-signals).

ADPLL also is one good technique, but my plan is on mixed-signals.

thanks for the document arunragavan.
 

what is pll in fpga

have u tried the Delayed LL.. umm i guess this might solve ur problem.... if u need etails abt DLL please do message me..
 

pll at fpga

is DLL an ADLL-type?
what are the advantages/disadvantages of DLL compared to than ADPLL?
 

pll on fpga

waterloo said:
There are some PLL already inside the FPGA for clock generating if you could use them.
Click to expand...

you're right. but what i want to design is a dedicated PLL chip. and i wonder why there are still many discussions on implementation PLL on FPGA although the fact they know that there PLL is already embedded inside FPGA chips.

there might some advantage if we design a dedicated PLL chips. i'm still finding the answers.
 

phase lock loop in fpga

what is the use of ur design.. wot is the end use.. n the sense purpose of implementation? like phase recovery ckt.. ?


with regards,
 

fpga pll howto

i'm planning to design an FPGA-based ADPLL for FM synthesizer circuit.
 

adpll in fpga

recommend a book,
Best Roland E "phase locked loop theory, design and application"

There is a whole chapter discussing the ADPLL
 

digital pll fpga

i have the book. do you any other books to recommend?
 

using pll in fpga

Can I use adpll for NTSC video CVBS subcarrier phase locking?
 

adpll fpga implementation

we can generate a PLL macro from FPGA software platform,

then instantiate PLL in our code. PLL is used to improve IO timing and

generate various frequency from a single reference clock input.

best regards





zarizi said:
how can we design PLL in FPGA. how to start? what are the considerations that we need? etc.

i hope someone can shed some light on it.
Click to expand...
 

dll pll fpga

did any one got a VHDL description about that ADPLL ?
Thanks by advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top