Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

question of amplifier layout

Status
Not open for further replies.

abdoeng

Advanced Member level 2
Joined
Feb 22, 2004
Messages
647
Helped
76
Reputation
152
Reaction score
63
Trophy points
1,308
Activity points
3,810
hi all,i design a LNA ,after finish layout i put
footprint of amplifier as in datasheet,as u see in the picture,is
these modification change the s par.simulation,althougth i put them
after t.l. simulated(i put it random) that i know these elements reduce
coupling capacitor between the amplifier pins
pls for who design a real amp.
help me pls
regards
 

Can you give us more detail of your design, e.g. operating frequency?

From your layout, I guess you are using FET and the amplifier operates at very high frequency, because the radial stub in the design are very small. If so, I think the coupling in-between the layour shoud be considered. Did you also include the ground via effect in your design?
 

WalterChan said:
Can you give us more detail of your design, e.g. operating frequency?

From your layout, I guess you are using FET and the amplifier operates at very high frequency, because the radial stub in the design are very small. If so, I think the coupling in-between the layour shoud be considered. Did you also include the ground via effect in your design?
yes,all u say right,i use ground with via,my operating freq=10 ghz
 

are you doing your design in PCB? from my experience, design above 5GHz should use EM simulator. The coupling and parasitic effect in between the layout will make your schematic simulation to fail.
 

WalterChan said:
are you doing your design in PCB? from my experience, design above 5GHz should use EM simulator. The coupling and parasitic effect in between the layout will make your schematic simulation to fail.
hi i use ads2003,using substrate 6.15 ,these coupling not appear at design
i simulate at 10 ghz
regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top