Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

vhdl code for Rom initialize using Block rom ip core in xilinx 12.4 with .coe file

Status
Not open for further replies.

malli.3016

Newbie level 1
Joined
Jan 29, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hyderabad, India
Activity points
1,290
hii buddies.,

recently i started working with FPGA and VHDL coding. Im using .coe file and initializing Block single port ROM ip-core generator in Xilinx 12.4 and 13.4 Xilinx Fpga prototype tool. Taken Top module code and copied that core gen component and your instance device names, and wrote test bench, and my .coe file consists of address locations of 16., i.e (address: 3 downto 0), and data_read is of 8 bit (7 downto 0).
Im not getting any error in (check syntax nor in behavior check syntax)., but im not able to read more than 2 values in my simulation window for Xilinx ISE simulator.,
can any one goes through my code and help me out.

plz help
 

Attachments

  • main.vhd.txt
    1.3 KB · Views: 119
  • testbench.vhd.txt
    1.4 KB · Views: 114

are you running the simulation for long enough?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top