Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

4-bit pipelined accumulator flip-flops?

Status
Not open for further replies.

ak3

Newbie level 3
Joined
Apr 21, 2003
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
17
pipelined accumulator

hi all,
in a 4-bit pipelined accumulator how many d-type flip-flops are there on the first stage?3 or 4?thank you.

kind regards
 

Hi

If you understand accumulator as the result register of ALU, this must have 4-flip-flop for 4-bits (typically), even in pipe-line. However, other regiters in pipe-line architecture, such as ALU inputs, may hardwire 'forwarding' technique in order to avoid 'pipeline hazards' as data dependence. Pipeline architecture has big size register to store control and data, while they come across functional stages.

See Computer Organization & Design" by Patterson and Hennessy
www.mkp.com/cod2e.htm
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top