Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Implementing cache algorithm for DSP chipset in Verilog

Status
Not open for further replies.

fabiodeng

Newbie level 3
Joined
Nov 16, 2004
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
23
cache algorithm

dear all :

recently i need to design a good cache algorithm for a small DSP chipset , I have no clue on which one is the best choice and the cost ( the trade off ) . Of course , I have even learnt the course : computer architect : quantative approach and have the read the corresponding section thoroughly at the book .

I am an IC design student and had to implemetn the algo. with VERILOG . Any examples or advice ?

Many thanks !



I like this place !!!!!!!!!!!!!!!!!!!!!!!!!!!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top