Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the relationship between bandwidth and delay time

Status
Not open for further replies.

werank

Newbie level 4
Joined
Sep 18, 2011
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,315
what is the relationship between bandwidth and delay time :?:
 

The higher the b/w, the faster data can get across, and hence leads to lower delay time.
So its an inversely proportional relationship
 

But if we use inductor peaking technical or negative feedback circuit to broaden bandwidth in CML, the delay of CML buffer would get longer because of the heavier load.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top