+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 2
    Points: 163, Level: 2

    Join Date
    Feb 2012
    Posts
    2
    Helped
    0 / 0
    Points
    163
    Level
    2

    How to increase the dc gain of folded cascode ota in 90nm Cmos process??

    HI i am new to the analog based circuit design.. I have been designing folded cascode OTA for 9-bit 200MSPS pipeline ADC in 90nm CMOS technology with the following specifications
    power supply =1v
    dc gain= 62db
    unity gain b/w =1.162Ghz
    phase margin =68.38deg

    But when i simulate the following ota for dc gain using cadence tool, im nt able to get dc gain above 30db.. Whats wrong with my input specifications..??

    Vin+ =800mv ; Vin- = -800mv ; Cl= 500fF

    •   Alt29th April 2012, 13:06

      advertising

        
       

  2. #2
    Full Member level 4
    Points: 2,383, Level: 11

    Join Date
    Jan 2011
    Posts
    191
    Helped
    73 / 73
    Points
    2,383
    Level
    11

    Re: How to increase the dc gain of folded cascode ota in 90nm Cmos process??

    The most probably your simulation setup is causing your gain to drop. First check input biasing, DC operating point. Also regulated cascode you have shown may really decrease your output range and as you are working with a 1 V supply it might be problematic.

    If you are sure about your simulation setup, the first thing I would look for is the Common Mode Feedback. It might cause your output stage to saturate.


    1 members found this post helpful.

--[[ ]]--