Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] FATAL_ERROR: INTERNAL ERROR... while parsing "<no file>" line 64

Status
Not open for further replies.

chaitanya.531

Member level 1
Joined
Feb 27, 2012
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,665
hi

while check syntax the following fatal error occur
FATAL_ERROR:HDLParsers:vhplib.c:467:$Id: vhplib.c,v 1.45.40.1 2005/10/13 16:02:32 sandeepd Exp $:200 - INTERNAL ERROR... while parsing "<no file>" line 64. Contact your hot line. Process will terminate. To resolve this error, please consult the Answers Database and other online resources at http://support.xilinx.com. If you need further assistance, please open a Webcase by clicking on the "WebCase" link at http://support.xilinx.com

plz help me

code is
SWIFTER

Code:
LIBRARY ieee;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY shifter IS
	PORT (
	       data_in   : IN STD_LOGIC_VECTOR(7 DOWNTO 0);  
	       n         : IN STD_LOGIC_VECTOR(2 DOWNTO 0);  
	       dir       : IN STD_LOGIC;                     
	       kind      : IN STD_LOGIC_VECTOR(1 DOWNTO 0);  
	       clock     : IN BIT;                        
           data_out  : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)  
	     );
END shifter;
	     
ARCHITECTURE behaviral of shifter IS
  BEGIN
    PROCESS (data_in, n, dir, kind)  
      VARIABLE	x,y : STD_LOGIC_VECTOR(7 DOWNTO 0);
      VARIABLE	ctrl0,ctrl1,ctrl2 : STD_LOGIC_VECTOR (3 DOWNTO 0);
      BEGIN
        IF (clock'EVENT AND clock = '1')THEN
     
        ctrl0 := n(0) & dir & kind(1) & kind(0);
        ctrl1 := n(1) & dir & kind(1) & kind(0);
        ctrl2 := n(2) & dir & kind(1) & kind(0);
               
        CASE ctrl0 IS
          WHEN "0000" | "0001" | "0010" | "0100" | "0101" | "0110"  =>  x := data_in;  
          WHEN "1000" => x := data_in(6 DOWNTO 0) & data_in(0);                       
          WHEN "1001" => x := data_in(6 DOWNTO 0) & '0';                               
          WHEN "1010" => x := data_in(6 DOWNTO 0) & data_in(7);                        
          WHEN "1100" => x := data_in(7) & data_in(7 DOWNTO 1);                         
          WHEN "1101" => x := '0' & data_in(7 DOWNTO 1);                               
          WHEN "1110" => x := data_in(0) & data_in(7 DOWNTO 1);                        
          WHEN others => null;
        END CASE;
        
        CASE ctrl1 IS
          WHEN "0000" | "0001" | "0010" | "0100" | "0101" | "0110"  =>  y := x;        
          WHEN "1000" => y := x(5 DOWNTO 0) & x(0) & x(0);                             
          WHEN "1001" => y := x(5 DOWNTO 0) & "00";                                   
          WHEN "1010" => y := x(5 DOWNTO 0) & x(7 DOWNTO 6);                           
          WHEN "1100" => y := x(7) & x(7) & x(7 DOWNTO 2);                             
          WHEN "1101" => y := "00" & x(7 DOWNTO 2);                                    
          WHEN "1110" => y := x(1 DOWNTO 0) & x(7 DOWNTO 2);                           
          WHEN others => null;
        END CASE;
        
        CASE ctrl2 IS
          WHEN "0000" | "0001" | "0010" | "0100" | "0101" | "0110"  => data_out <= y; 
          WHEN "1000" => data_out <= y(3 DOWNTO 0) & y(0) & y(0) & y(0) & y(0);        
          WHEN "1001" => data_out <= y(3 DOWNTO 0) & "0000";                           
          WHEN "1010" | "1110" => data_out <= y(3 DOWNTO 0) & y(7 DOWNTO 4);           
          WHEN "1100" => data_out <= y(7) & y(7) & y(7) & y(7) & y(7 DOWNTO 4);       
          WHEN "1101" => data_out <= "0000" & y(7 DOWNTO 4);                                
          WHEN others => null;
        END CASE;       
       END IF;
      END PROCESS;
  END behaviral ;
 

Re: FATAL_ERROR: INTERNAL ERROR... while parsing "<no file>" line 64

like it says, raise a web case with Xilinx.
 

Re: FATAL_ERROR: INTERNAL ERROR... while parsing "<no file>" line 64

Kk
thank u
 

Re: FATAL_ERROR: INTERNAL ERROR... while parsing "<no file>" line 64

Sounds more like a directory issue. Did you use any "blank space or special cases" for project names?. Also check if your parent directory of your project contains spaces or special characters. Xilinx does not not accept this. Also check if your directory depth of names not to exceed beyond 256 characters. I remember once I faced this problem. Always use "_" for denoting spacing or anything which is acceptable by all tools.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top