Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
TTL logic levels are:
"1" > 2.4V
"0" < 0.4V
So if your device is driving by TTL it is almost OK. There is only 0.6V overdriving voltage. Usually it is acceptable for the most of CMOS devices. But if your device drives another TTL device it can has problem with logic "1" noise immunity.
TTL is one of the logic level standards. Besides TTL, we also have CMOS logic level. More details as follows:
TTL input thresholds
Vil (input low) is 0.8V max and Vih (input high) is 2.0V max. These thresholds are valid regardless of the supply voltage if the part is specified as "TTL level compatible"
TTL output levels
Vol (output low) is 0.4V max and Voh (output high) is 2.4V min. These are for an output loaded to its maximum specified load. At lighter loads, Vol will be lower (closer to 0.0) and Voh will be higher (closer to Vcc).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
