Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need help. Is the diff Amp BW double as single amp.

Status
Not open for further replies.

rats

Newbie level 5
Joined
Sep 13, 2004
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Denmark
Activity points
77
I design a limiting amplifier, it is 5 identical cherryhooper amp chain.The simulation result of -3dB BW of one end is about 7GHz, but the rise-fall time is less than 30ps, it looks like the -3dB BW is larger than 10GHz, I can't explain this. Can one fellow help me? One guy told me in one book has a chapter explain this, but I couldn't find this book, I urgently need yours help. my email. tanghav@yahoo.com
 

Since your information posted is limited, I'm going to be assuming a lot. I'm assuming that you feel the bandwidth is larger than 10G is because the trise < 30 ps and it follows Bandwidth = 0.35/(rise time).

Your 7GHz bandwidth is the result of a small-signal simulation. I don't know what the total gain of your cascaded stages. If your input voltage for the transient simulation is larger than the minimum voltage required to have the amplifier limit, then you would be able to drive it past the small-signal 3dB point.

On the other hand, make sure your output voltage you are measuring is not attenuating due to bandwidth limitations. This will give a lower trise than expected because of the lower swing.

Feel free to post more info on your circuit to help debug your problem.
 

The Gain is 49dB, the circuit is 5 stages LA, every stage is identical. the rise time is 26ps.
 

With 49dB of gain, your input sensitivity must be less than 10 mVpp-differential input voltage. In another words, your amplifier will be operating in small-signal with an input less than ~10 mVpp-differential or you will not be limiting. If you are applying an input voltage greater than 10 mVpp-differential, then your large-signal bandwidth will look higher than your small signal-bandwidth.

Another thing you can do is to plot gain (or S21) vs. Frequency after each amplifier stage. From these plots, you can determine which stage is limiting your bandwidth of the entire amplifier.

If you are targeting for 10 Gb/s applications, the 7 GHz bandwidth and the 26 ps edges should be good enough, but check your eye diagram simulations.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top