Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding Test bench in VHDL

Status
Not open for further replies.

Padfoot3

Newbie level 5
Joined
Jan 10, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,344
Hello,
Can anyone tell me why and how to write test bench in VHDL?
How is test bench different from the code for simulation?
 

A test bench is code solely for simulation - you would not compile it in Quartus or ISE.
You can do a lot of things you otherwise could not do for synthesisable code.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top