Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cloked scan in DFT compiler

Status
Not open for further replies.

vaishna

Newbie level 2
Joined
Jan 21, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
i have selected the scan style as -clocked scan in DFT compiler, instead of mux based design
my flip-flop module is as below,
module FF(clk1,clk2,si,data,q)
wire clk;
clk=clk1|clk2;
always@(negedge clk)
begin
if(clk1)q=si;
if(clk2)q=data;
end
endmodule.

The above code fails in the compile -scan with the error "No SCAN equivalent Found";

Further i don how to define the clock periods for clk1 and clk2;there are warnings like "clk1 cannot capture while clk2 is off".

Please give the flow in DFT compiler for the clocked_scan style and LSSD scan style.
Please do reply at the earliest
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top