Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

New to verilog- link for modelsim tutorial.

Status
Not open for further replies.
iVenky

iVenky

Advanced Member level 2
Joined
Jul 11, 2011
Messages
584
Helped
37
Reputation
76
Reaction score
35
Trophy points
1,318
Location
College Station, Texas
Activity points
6,124
New to VHDL- link for modelsim tutorial.

I am going to start learning VHDL now. I have modelsim. I need some link for tutorial for modelsim.
I would appreciate if it is a video.


Thanks in advance.

Waiting for your reply.
 
Last edited:

Hey,
there is no big difference in simulating VHDL and verilog, as far as GUI control in ModelSim is concern.
At command level, you use vcom (VHDL) instead of Vlog (Verilog).
Just instead of Verilog file you need to add VHDL file.

GCK
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top