Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

WIPRO VLSI placements

Status
Not open for further replies.

a.dimple

Newbie level 3
Joined
Dec 12, 2011
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
Hi friends tmrw i am havin my wipro vlsi placements so please suggest me what topics to study? i am confused .
 

the important topics are the setup time and hold time violation ,tweaks for fixing this violation.and cover all front end steps(i.g. synthesis,verification ,STA)
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top