Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Sar adc _ using sample and hold block in sar adc and keep tranking with input signal

Status
Not open for further replies.

akkafrawy

Newbie level 4
Joined
Sep 24, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,330
Hi everyone,
I am confusing how would I sample and hold the input signal in my SAR ADC and keep the tracking property between the input and output at the same time, I understand that either sampling the input and hold it for 6 clk cycles (in case of 6 bits) until the digital output appears or keep tracking the continuously changing input signal in each clk cycle??
Can anyone help?
 

Hi everyone,
I am confusing how would I sample and hold the input signal in my SAR ADC and keep the tracking property between the input and output at the same time, I understand that either sampling the input and hold it for 6 clk cycles (in case of 6 bits) until the digital output appears or keep tracking the continuously changing input signal in each clk cycle??
Can anyone help?

nope, you should sample your signal each 6 cycle ( in case of 6 bit) in other world, you have two clock in your system , one for sampling and other for the SAR block ( Fsar=Fs&h/6) so, you should sample your input each 6 cycles of the internal clk ( SAR clock) and hold it during the conversion mode, so you have a new sample in the sample mode (after 6 cycles) and a hold state during the conversion mode , and so on
i wish i could help you :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top