Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

self biasing on hspice

Status
Not open for further replies.

ffsher100

Junior Member level 3
Joined
Jun 16, 2011
Messages
27
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,486
I have test self biasing circuit from Razavi textbook.

81_1310379211.gif


test condition:
(1) .op
(2) vdd vdd 0 PWL 0n 0v 1u 0v 1.1u 3.3v
(3) .tran 1n 5u

when running on hspice, the warning message:
//=============== message begin =======================//
**warning** dc voltage reset to initial transient source value
in source 0:vdd new dc= 0.0000D+00
//=============== message end =======================//

Is any way to avoid the warning?
Or, the message just fine and doesn't effect result?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top