Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Leakage power reduction

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,677
What are all the methods you use during the leakage power optimization other than Vt swapping?
 

Hi Kumar,

we can perform the following methods for Power opt

Supply voltage reduction
clock gating(dynamic power reduction)
Multi Vt
Mutivoltage design(using level shifter cells)
Power switching(using isolation cells and retention registers)
DVFS(dynamic voltage and frequency scaling)


cheers,
 

Hi Pavan, Thanks a lot. I'm specifically looking for the leakage power optimization methods.
 

Methods for leakage power optimization are
1. Reducing Threshold Voltage(Vt)
2. source biasing
3. body biasing
 

hi..
if u reducing Vt means.. the leakage power will increase.. so if u want to reduce leakage power u have to go for high Vt cells or MTCMOS, variable Vt CMOS, multi VDD design or power gating methods.. basically in high freq design dynamic power dissipation will be more n leakage will be less... there will be lot of tradeoffs b/w leakage/dynamic power, freq and no of Vdd's....
 
Last edited:

presently I use HVT cells to reduce the leakage power. Does std cell library contains the MTCMOS cells also?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top