delay
Full Member level 4
- Joined
- Jun 11, 2004
- Messages
- 206
- Helped
- 6
- Reputation
- 12
- Reaction score
- 3
- Trophy points
- 1,298
- Location
- Van Allen Belt
- Activity points
- 2,221
My understanding is that timing simulations should be done at the following levels for an FPGA design process.
Post Synthesis (behavioral)
Post Translation
Post Mapping
Post Place and Route
Is this sequence correct? Also, where does the gate level simulation fit in this picture?
delay (delayed by technology)
Post Synthesis (behavioral)
Post Translation
Post Mapping
Post Place and Route
Is this sequence correct? Also, where does the gate level simulation fit in this picture?
delay (delayed by technology)