Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ADPLL Output lock condition

Status
Not open for further replies.
P

pmuppala

Newbie level 3
Joined
Dec 2, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
Hi,

I am doing an adpll in 90nm technology. I am not able to understand how to lock the DCO divider output to REF frequency. DCO divider output is oscillating up and down around the target frequency but not locking to it. Please do post if you think i have missed something.

Thanks,
Muppala.
 

It also needs stability analysis. Pls derive behavior model and have simulation to check phase margin.
 

Thanks for your response.

In the attached image u can see how the transient response looks like. The blue line indicates the reference frequency and the red line is the FB freq which is oscillating around Target.

Sorry, I could not understand you properly. I figured that you want me to write a behavioral code of the circuit and do simulation on it to find phase noise. Please correct if i got it wrong.
 

Attachments

  • snapshot.png
    snapshot.png
    11.4 KB · Views: 48

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top