Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

tow port ram read & write problem?

Status
Not open for further replies.

voidman

Newbie level 3
Joined
Dec 25, 2003
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
15
what happended when we read and write to the same address at the same time to a two port ram?
we get the old data or new written data?
 

voidman said:
what happended when we read and write to the same address at the same time to a two port ram?

Druing the simulation, the most possibility is displaying the XXX in the waveform.

So you need to control the address in the ram controller.
 

It's depend the RAM you use.

When you design a system, it's your reponsbility to prevent read/write

the same entry together.
 

It will depend on the RAM you are using but most of the result will be unknow xxxx

You should add control logic to avoid this kind of situation
 

that's up to timing relationship between read and write,

if read is early few ns than write, then the read data is old

data.

if read is late few ns than write, then the read data is new

data.

if read and write occur almost simutaneous, then result is

undetermined.



voidman said:
what happended when we read and write to the same address at the same time to a two port ram?
we get the old data or new written data?
 

You can't output read and write address at the same time, even if you use one port, two port or dual port SRAM.

You must notice this key point.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top