Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Looking for DRAM row and column decoder reference designs

Status
Not open for further replies.

eladla

Member level 4
Joined
Jul 10, 2009
Messages
78
Helped
15
Reputation
32
Reaction score
12
Trophy points
1,288
Activity points
1,817
Hi all,

I'm working on a DRAM design for a school project and I'm looking for a reference design for the row and column decoders. I have my mind set on precharge & evaluate, but I'm open to suggestions.

Thanks!
 

DRAM row decoder

did you mean activate and not evaluate ?
 

Re: DRAM row decoder

Yes.
Dynamic, not static logic gates.

Thank you!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top