Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADC input buffer in 0.18um CMOS for 250MHz input

Status
Not open for further replies.

xy85061182

Newbie level 3
Joined
May 15, 2009
Messages
4
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,303
Hi,
I want to driver a Bootstrapped Switch Track and Hold circuit for a 250MHz input,so I use a source follower for high linearity,and use another source follower to dirver the drain,but the SFDR is bad because the third Harmonic is high.Can anybody tells me how to modify the circuit or the related information.I don't want to change the application environment and the tail current.Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top