Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
One of the goals of ATPG is to test the design in as few patterns as possible. Therefore, the patterns generated tend to toggle much larger numbers of nets each cycle than would normally occur in functional mode. E.g. in functional mode, you may have some control registers that stay constant, or some circuitry that isn't used all of the time. However, in test mode, these will constantly be toggling / active.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.