Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

setup/hold timing check during library silicon verification

Status
Not open for further replies.
M

mikersia

Full Member level 2
Joined
Feb 19, 2009
Messages
148
Helped
41
Reputation
82
Reaction score
38
Trophy points
1,308
Activity points
2,149
question to experts: does all known providers of standard cell libraries during a silicon verification check setup/hold timing of flip-flops, and does their test report incorporates result of this check?
Another question: what is most reliable method to implement setup/hold timing check during library silicon verification?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top